View HT162309_4594127.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HT1623
RAM Mapping 488 LCD Controller for I/O MCU
PATENTED
PAT No. : 099352
Technical Document
* Application Note
Features
* Operating voltage: 2.7V~5.2V * Built-in RC oscillator * External 32.768kHz crystal or 32kHz frequency * Built-in LCD display RAM * R/W address auto increment * Two selection buzzer frequencies (2kHz or 4kHz) * Power down command reduces power consumption * Software configuration feature * Data mode and Command mode instructions * Three data accessing modes * VLCD pin to adjust LCD operating voltage * HT1623: 100-pin QFP package
source input
* 1/4 bias, 1/8 duty, frame frequency is 64Hz * Max. 488 patterns, 8 commons, 48 segments * Built-in internal resistor type bias generator * 3-wire serial interface * 8 kinds of time base or WDT selection * Time base or WDT overflow output
HT1623G: Gold bumped chip
General Description
HT1623 is a peripheral device specially designed for I/O type MCU used to expand the display capability. The max. display segment of the device are 384 patterns (488). It also supports serial interface, buzzer sound, watchdog timer or time base timer functions. The HT1623 is a memory mapping and multi-function LCD controller. The software configuration feature of the HT1623 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT1623. The HT162X series have many kinds of products that match various applications.
Selection Table
HT162X COM SEG Built-in Osc. Crystal Osc. HT1620 4 32 3/4 O HT1621 4 32 O O HT1622 8 32 O 3/4 HT16220 8 32 3/4 O HT1623 8 48 O O HT1625 8 64 O O HT1626 16 48 O O
Rev. 1.50
1
June 17, 2009
PATENTED
Block Diagram
HT1623
OSCO OSCI CS RD WR DATA VDD VSS BZ BZ T o n e F re q u e n c y G e n e ra to r C o n tro l and T im in g C ir c u it
D is p la y R A M
COM0 L C D D r iv e r / B ia s C ir c u it COM7 SEG0 SEG 47 VLCD W a tc h d o g T im e r and T im e B a s e G e n e r a to r IR Q
Pin Assignment
SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 4445 46 4748 49 50 100 99 98 97 96 9594 93 92 91 90 89 88 87 86 8584 83 82 81 NC NC NC 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 NC CS RD WR DATA VSS OSCI OSCO VDD VLC D IR Q BZ BZ T1 T2 T3 COM0 COM1 NC NC NC NC NC NC NC NC NC NC COM2 COM3 COM4 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 NC NC NC NC NC NC NC SE SE SE SE SE SE SE SE SE SE SE SE SE SE SE SE SE SE SE NC NC NC NC G 31 G 30 G 29 G 28 G 27 G 26 G 25 G 24 G 23 G 22 G 21 G 20 G 19 G 18 G 17 G 16 G 15 G 14 G 13
H T1623 1 0 0 Q F P -A
NC NC NC NC SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG COM COM COM 0 1 2 3 4 5 6 7 8 9 10 11 12 5 6 7
Rev. 1.50
2
June 17, 2009
PATENTED
Pad Assignment
SEG 47 71 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 COM3 20 COM4 21 22 COM5 COM6 23 COM7 24 25 SEG1 SEG0 26 27 SEG2 SEG3 28 29 30 SEG6 31 SEG7 32 SEG8 33 SEG9 34 SEG 10 35 SEG 11 36 SEG 12 37 (0 ,0 ) SEG 46 70 SEG 45 69 SEG 44 68 SEG 43 67 SEG 42 SEG 41 SEG 40 64 SEG 39 SEG 38 SEG 37 SEG 36 SEG 35 SEG 34 SEG 33 SEG 32
HT1623
CS RD WR DATA VSS OSCI OSCO VDD VLCD IR Q BZ BZ T1 T2 T3 COM0 COM1 COM2
66 65
63 62
61
60
59 58
57
56
55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38
SEG 31 SEG 30 SEG 29 SEG 28 SEG 27 SEG 26 SEG 25 SEG 24 SEG 23 SEG 22 SEG 21 SEG 20 SEG 19 SEG 18 SEG 17 SEG 16 SEG 15 SEG 14
SEG 13
Chip size: 113 106 (mil)2 Bump height: 18mm 3mm Min. Bump spacing: 23.102mm Bump size: 76 76mm2 * The IC substrate should be connected to VDD in the PCB layout artwork.
SEG5 SEG4
Rev. 1.50
3
June 17, 2009
PATENTED
Pad Coordinates
Pad No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 X -1328.790 -1328.790 -1328.785 -1337.200 -1337.162 -1337.925 -1337.925 -1337.887 -1337.925 -1343.075 -1337.925 -1337.925 -1337.925 -1337.925 -1337.925 -1337.925 -1337.925 -1337.887 -1076.690 -977.669 -878.570 -779.549 -680.449 -488.720 -389.620 -197.889 -98.790 92.941 192.040 383.771 482.871 674.600 773.701 965.431 1064.531 1256.260 Y 1200.109 1008.378 909.341 696.447 475.635 376.661 277.639 178.570 79.595 -79.689 -260.141 -444.992 -625.740 -724.760 -823.859 -922.880 -1021.979 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 -1228.075 Pad No. 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 X 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 1322.060 451.081 352.060 252.960 153.939 54.840 -44.181 -143.279 -242.301 -341.399 -440.420 -539.520 -638.541 -737.640 -836.661 -935.760 -1034.781
HT1623
Unit: mm Y -779.760 -522.546 -423.524 -324.425 -225.404 -126.305 -27.285 71.814 170.835 269.935 368.956 468.055 567.076 666.174 765.195 864.294 963.315 1062.415 1161.436 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600 1226.600
Rev. 1.50
4
June 17, 2009
PATENTED
Pad Description
Pad No. Pad Name I/O Description
HT1623
1
CS
I
Chip selection input with pull-high resistor. When the CS is logic high, the data and command read from or written to the HT1623 are disabled. The serial interface circuit is also reset But if the CS is at logic low level and is input to the CS pad, the data and command transmission between the host controller and the HT1623 are all enabled. READ clock input with pull-high resistor. Data in the RAM of the HT1623 are clocked out on the falling edge of the RD signal. The clocked out data will appear on the data line. The host controller can use the next rising edge to latch the clocked out data. WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT1623 on the rising edge of the WR signal. Serial data input or output with pull-high resistor Negative power supply, ground The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open. Positive power supply LCD operating voltage input pad. Time base or watchdog timer overflow flag, NMOS open drain output 2kHz or 4kHz tone frequency output pair Not connected LCD common outputs LCD segment outputs
2
RD
I
3 4 5 6
WR DATA VSS OSCI
I I/O 3/4 I
7
OSCO
O 3/4 I O O I O O
8 9 10 11, 12 13~15 16~23 24~71
VDD VLCD IRQ BZ, BZ T1~T3 COM0~COM7 SEG0~SEG47
Absolute Maximum Ratings
Supply Voltage .........................................-0.3V to 5.5V Input Voltage.............................VSS-0.3V to VDD+0.3V Storage Temperature ............................-50C to 125C Operating Temperature...........................-25C to 75C
Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
Rev. 1.50
5
June 17, 2009
PATENTED
D.C. Characteristics
Symbol VDD IDD1 Parameter Operating Voltage Operating Current 5V IDD2 3V Operating Current 5V IDD11 3V Operating Current 5V IDD22 3V Operating Current 5V ISTB 3V Standby Current 5V VIL 3V Input Low Voltage 5V VIH 3V Input High Voltage 5V IOL1 3V BZ, BZ, IRQ 5V IOH1 3V BZ, BZ 5V IOL1 3V DATA 5V IOH1 3V DATA 5V IOL2 3V LCD Common Sink Current 5V IOH2 3V LCD Common Source Current 5V IOL3 3V LCD Segment Sink Current 5V IOH3 3V LCD Segment Source Current 5V RPH 3V Pull-high Resistor 5V DATA, WR, CS, RD 50 100 VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V DATA, WR, CS, RD 4.0 0.9 1.7 -0.9 -1.7 0.9 1.7 -0.9 -1.7 80 180 -40 -90 50 120 -30 -70 100 DATA, WR, CS, RD 0 2.4 No load, Power down mode Test Conditions VDD 3/4 3V Conditions 3/4 No load or LCD ON On-chip RC oscillator No load or LCD ON Crystal oscillator No load or LCD OFF On-chip RC oscillator No load or LCD OFF Crystal oscillator Min. 2.7 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 0 Typ. 3/4 155 260 150 250 8 20 3/4 3/4 1 2 3/4 3/4 3/4 3/4 1.8 3 -1.8 -3 1.8 3 -1.8 -3 160 360 -80 -180 100 240 -60 -140 200
HT1623
Ta=25C Max. 5.2 310 420 310 420 30 60 20 35 10 20 0.6 1.0 3 5 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 300 150 Unit V mA mA mA mA mA mA mA mA mA mA V V V V mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA kW kW
Rev. 1.50
6
June 17, 2009
PATENTED
A.C. Characteristics
Symbol fSYS1 fSYS2 fLCD1 fLCD2 tCOM fCLK1 System Clock System Clock LCD Frame Frequency LCD Frame Frequency LCD Common Period Serial Data Clock (WR Pin) 5V fCLK2 3V Serial Data Clock (RD Pin) 5V tCS Serial Interface Reset Pulse Width (Figure 3) 3/4 3V tCLK Read mode WR, RD Input Pulse Width (Figure 1) Write mode 5V Read mode t r , tf tsu th tsu1 th1 fTONE tOFF tSR Note: Rise/Fall Time Serial Data Clock Width (Figure 1) Setup Time DATA to WR, RD Clock Width (Figure 2) Hold Time DATA to WR, RD Clock Width (Figure 2) Setup Time for CS to WR, RD Clock Width (Figure 3) Hold Time for CS to WR, RD Clock Width (Figure 3) Tone Frequency (2kHz) 5V Tone Frequency (4kHz) VDD OFF Times (Figure 4) VDD Rising Slew Rate (Figure 4) 3/4 3/4 VDD drop down to 0V 3/4 On-chip RC oscillator 3.0 20 0.05 4.0 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3.34 3/4 60 1000 500 50 1.5 1.67 6.67 CS Write mode Duty cycle 50% Parameter Test Conditions VDD 5V 3/4 5V 3/4 3/4 3V Duty cycle 50% 4 3/4 3/4 700 3.34 Conditions On-chip RC oscillator External clock source On-chip RC oscillator External clock source n: Number of COM Min. 24 3/4 48 3/4 3/4 4 Typ. 32 32 64 64 n/fLCD 3/4 3/4 3/4 3/4 800 3/4 3/4 3/4 3/4 120 120 1200 600 100 2.0
HT1623
Ta=25C Max. 40 3/4 80 3/4 3/4 150 300 75 150 3/4 125 3/4 125 3/4 160 3/4 3/4 3/4 3/4 2.5 5.0 3/4 3/4 Unit kHz kHz Hz Hz sec kHz kHz kHz kHz ns ms
ms ns ns ns ns ns kHz kHz ms V/ms
1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally. 2. If the VDD drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the VDD must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.
Rev. 1.50
7
June 17, 2009
PATENTED
V A L ID D A T A
HT1623
V th
u DD
tf W R,RD C lo c k 90% 50% 10%
tr
-V tC
LK
DD
DB
50% ts
GND V
DD
tC
LK
GND
W R,RD C lo c k
50%
-G N D
Figure 1
Figure 2
tC
S
CS
50% ts
u1
-V
DD
th
1
GND -V
VDD
DD
W R,RD C lo c k
50% F IR S T C lo c k
0V
tS
R
LAST C lo c k
GND
tO
FF
Figure 3
Figure 4. Power-on Reset Timing
Functional Description
Display Memory - RAM Structure The static display RAM is organized into 964 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by theREAD, WRITE and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns. Time Base and Watchdog Timer - WDT The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and IRQ EN/DIS are independent from each other. Once the WDT time-out occurs, the IRQ pin will remain at logic low level until the CLR WDT or the IRQ DIS command is issued. If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed. Buzzer Tone Output A simple tone generator is implemented in the HT1623. The tone generator can output a pair of differential driving signals on the BZ and BZ which are used to generate a single tone. Command Format The HT1623 can be configured by the software setting. There are two mode commands to configure the HT1623 resource and to transfer the LCD display data.
COM7 SEG0 SEG1 SEG2 SEG3
COM6
COM5
COM4 1 3 5 7
COM3
COM2
COM1
COM0 0 2 4 6 A d d r e s s 7 B its (A 6 , A 5 , ...., A 0 )
SEG 47 D3 D2 D1 D0
95 Addr D a ta D3 D2 D1 D0
94 Addr D a ta
D a ta 4 B its (D 3 , D 2 , D 1 , D 0 )
RAM Mapping
Rev. 1.50
8
June 17, 2009
PATENTED
T im e B a s e C lo c k S o u r c e /2 5 6 V CLR T im e r
DD
HT1623
IR Q
T IM E R
E N /D IS
W D T E N /D IS D CK R Q IR Q E N /D IS
W DT /4
CLR
W DT
Timer and WDT Configurations
The following are the data mode ID and the command mode ID: Operation READ WRITE READ-MODIFY-WRITE COMMAND Mode Data Data Data Command ID 110 101 101 100
If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the CS pin should be set to 1 and the previous operation mode will be reset also. The CS pin returns to 0, a new operation mode ID should be issued first.
Name TONE OFF TONE 4K TONE 2K
Command Code 0000-1000-X 010X-XXXX-X 0110-XXXX-X Turn-off tone output
Function
Turn-on tone output, tone frequency is 4kHz Turn-on tone output, tone frequency is 2kHz
Rev. 1.50
9
June 17, 2009
PATENTED
Timing Diagrams
READ Mode (Command Code : 1 1 0)
CS
HT1623
WR
RD
DATA
1 1
0
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3 1
1
0
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
M e m o ry A d d re s s 1 (M A 1 )
D a ta (M A 1 )
M e m o ry A d d re s s 2 (M A 2 )
D a ta (M A 2 )
READ Mode (Successive Address Reading)
CS
WR
RD
DATA
1 1
0
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
M e m o ry A d d re s s (M A )
D a ta (M A )
D a ta (M A + 1 )
D a ta (M A + 2 )
D a ta (M A + 3 )
WRITE Mode (Command Code : 1 0 1)
CS
WR
DATA
1 0
1
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3 1
0
1
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
M e m o ry A d d re s s 1 (M A 1 )
D a ta (M A 1 )
M e m o ry A d d re s s 2 (M A 2 )
D a ta (M A 2 )
WRITE Mode (Successive Address Writing)
CS
WR
DATA
1 0
1
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
M e m o ry A d d re s s (M A )
D a ta (M A )
D a ta (M A + 1 )
D a ta (M A + 2 )
D a ta (M A + 3 )
Rev. 1.50
10
June 17, 2009
PATENTED
READ-MODIFY-WRITE Mode (Command Code : 1 0 1)
CS
HT1623
WR
RD
DATA
1 0
1
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
D0
D1
D2
D3 1
0
1
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
M e m o ry A d d re s s 1 (M A 1 )
D a ta (M A 1 )
D a ta (M A 1 )
M e m o ry A d d re s s 2 (M A 2 )
D a ta (M A 2 )
READ-MODIFY-WRITE Mode (Successive Address Accessing)
CS
WR
RD
DATA
1 0
1
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
M e m o ry A d d re s s (M A )
D a ta (M A )
D a ta (M A )
D a ta (M A + 1 )
D a ta (M A + 1 )
D a ta (M A + 2 )
Command Mode (Command Code : 1 0 0)
CS
WR
DATA
1 0
0
C8
C7
C6
C5
C4
C3
C2
C1
C0 C o m m a n d ...
C8
C7
C6
C5
C4
C3
C2
C1
C0 Com m and or D a ta M o d e
Com m and 1
Com m and i
Mode (Data and Command Mode)
CS
WR
DATA
Com m and or D a ta M o d e
A d d re s s a n d D a ta
Com m and or D a ta M o d e
A d d re s s a n d D a ta
Com m and or D a ta M o d e
A d d re s s a n d D a ta
RD
Rev. 1.50
11
June 17, 2009
PATENTED
Application Circuits
CS * RD WR VLCD VDD
HT1623
*V R
MCU
*R
DATA
H T1623
BZ P ie z o BZ
IR Q OSCI C lo c k O u t E x te r n a l C lo c k 1 ( 3 2 k H z ) E x te r n a l C lo c k 2 ( 3 2 k H z ) O n - c h ip O S C OSCO COM0~COM7 SEG 0~SEG 47
1 /4 B ia s , 1 /8 D u ty
LCD
Panel
C ry s ta l 32768H z
Note:
The connection of IRQ and RD pin can be selected depending on the requirement of the MCU. The voltage applied to VLCD pin must be lower than VDD. Adjust VR to fit LCD display, at VDD=5V, VLCD=4V, VR=15kW20%. Adjust R (external pull-high resistance) to fit users time base clock.
Command Summary
Name READ WRITE ID Command Code D/C D D D C C C C C C C C C C C C C C Function Read data from the RAM Write data to the RAM Read and Write data to the RAM Turn off both system oscillator and LCD bias Yes generator Turn on system oscillator Turn off LCD display Turn on LCD display Disable time base output Disable WDT time-out flag output Enable time base output Enable WDT time-out flag output Turn off tone outputs Clear the contents of the time base generator Clear the contents of the WDT stage System clock source, on-chip RC oscillator System clock source, external 32kHz clock source or crystal oscillator 32.768kHz Tone frequency output: 4kHz Yes Yes Yes Yes Yes Def. 1 1 0 A6A5A4A3A2A1A0D0D1D2D3 1 0 1 A6A5A4A3A2A1A0D0D1D2D3
READ-MODIFY1 0 1 A6A5A4A3A2A1A0D0D1D2D3 WRITE SYS DIS SYS EN LCD OFF LCD ON TIMER DIS WDT DIS TIMER EN WDT EN TONE OFF CLR TIMER CLR WDT RC 32K 1 0 0 0000-0000-X 1 0 0 0000-0001-X 1 0 0 0000-0010-X 1 0 0 0000-0011-X 1 0 0 0000-0100-X 1 0 0 0000-0101-X 1 0 0 0000-0110-X 1 0 0 0000-0111-X 1 0 0 0000-1000-X 1 0 0 0000-1101-X 1 0 0 0000-1111-X 1 0 0 0001-10XX-X
EXT (XTAL) 32K 1 0 0 0001-11XX-X TONE 4K 1 0 0 010X-XXXX-X
Rev. 1.50
12
June 17, 2009
PATENTED
Name TONE 2K IRQ DIS IRQ EN F1 F2 F4 F8 F16 F32 F64 F128 TEST NORMAL Note: ID Command Code D/C C C C C C C C C C C C C C Function Tone frequency output: 2kHz Disable IRQ output Enable IRQ output Time base clock output: 1Hz The WDT time-out flag after: 4s Time base clock output: 2Hz The WDT time-out flag after: 2s Time base clock output: 4Hz The WDT time-out flag after: 1s Time base clock output: 8Hz The WDT time-out flag after: 1/2s Time base clock output: 16Hz The WDT time-out flag after: 1/4s Time base clock output: 32Hz The WDT time-out flag after: 1/8s Time base clock output: 64Hz The WDT time-out flag after: 1/16s Time base clock output: 128Hz The WDT time-out flag after: 1/32s Test mode, user dont use. Normal mode 1 0 0 0110-XXXX-X 1 0 0 100X-0XXX-X 1 0 0 100X-1XXX-X 1 0 0 101X-0000-X 1 0 0 101X-0001-X 1 0 0 101X-0010-X 1 0 0 101X-0011-X 1 0 0 101X-0100-X 1 0 0 101X-0101-X 1 0 0 101X-0110-X 1 0 0 101X-0111-X 1 0 0 1110-0000-X 1 0 0 1110-0011-X
HT1623
Def.
Yes
Yes
Yes
X : Dont care A6~A0 : RAM address D3~D0 : RAM data D/C : Data/Command mode Def. : Power on reset default All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base or WDT clock frequency can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1623 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1623.
Rev. 1.50
13
June 17, 2009
PATENTED
Package Information
100-pin QFP (14mm20mm) Outline Dimensions
HT1623
C D 80 51 G H
I 81 50
F A B
E
100
31 K 1 30 a J
Symbol A B C D E F G H I J K a
Dimensions in mm Min. 18.50 13.90 24.50 19.90 3/4 3/4 2.50 3/4 3/4 1 0.10 0 Nom. 3/4 3/4 3/4 3/4 0.65 0.30 3/4 3/4 0.10 3/4 3/4 3/4 Max. 19.20 14.10 25.20 20.10 3/4 3/4 3.10 3.40 3/4 1.40 0.20 7
Rev. 1.50
14
June 17, 2009
PATENTED
HT1623
Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline) Holtek Semiconductor Inc. (Shanghai Sales Office) G Room, 3 Floor, No.1 Building, No.2016 Yi-Shan Road, Minhang District, Shanghai, China 201103 Tel: 86-21-5422-4590 Fax: 86-21-5422-4705 http://www.holtek.com.cn Holtek Semiconductor Inc. (Shenzhen Sales Office) 5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722 Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125 Holtek Semiconductor (USA), Inc. (North America Sales Office) 46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com
Copyright O 2009 by HOLTEK SEMICONDUCTOR INC. The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holteks products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.
Rev. 1.50
15
June 17, 2009

▲Up To Search▲

Price & Availability of HT162309

	To Download HT162309 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .